{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:44:31Z","timestamp":1761648271858,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/vlsi-dat.2015.7114530","type":"proceedings-article","created":{"date-parts":[[2015,6,3]],"date-time":"2015-06-03T19:28:25Z","timestamp":1433359705000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["Low-power gated clock tree optimization for three-dimensional integrated circuits"],"prefix":"10.1109","author":[{"given":"Yu-Chuan","family":"Chen","sequence":"first","affiliation":[]},{"given":"Chih-Cheng","family":"Hsu","sequence":"additional","affiliation":[]},{"given":"Mark Po-Hung","family":"Lin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/43.924824"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2003.1219093"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981097"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119821"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391653"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2030156"},{"key":"ref16","first-page":"1","article-title":"Fast power- and slew-aware gated clock tree synthesis","author":"lu","year":"2011","journal-title":"IEEE TVLSI"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118448"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/0360-8352(89)90160-5"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1992.270316"},{"key":"ref4","first-page":"525","article-title":"Bounded skew clock routing for 3D stacked IC designs: enabling trade-offs between power and clock skew","year":"2010","journal-title":"Proc International Conference on Green Computing"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419833"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2098130"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722264"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164971"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837456"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2010.2099590"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4484003"},{"key":"ref9","first-page":"715","article-title":"Gated clock routing for low-power microprocessor design","volume":"20","author":"oh","year":"2001","journal-title":"IEEE TCAD"},{"journal-title":"GSRC Benchmark [Online]","year":"0","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419900"}],"event":{"name":"2015 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2015,4,27]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2015,4,29]]}},"container-title":["VLSI Design, Automation and Test(VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7111694\/7114493\/07114530.pdf?arnumber=7114530","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T20:50:29Z","timestamp":1490388629000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7114530\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2015.7114530","relation":{},"subject":[],"published":{"date-parts":[[2015,4]]}}}