{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T19:24:14Z","timestamp":1725564254403},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/vlsi-dat.2015.7114533","type":"proceedings-article","created":{"date-parts":[[2015,6,3]],"date-time":"2015-06-03T15:28:25Z","timestamp":1433345305000},"page":"1-4","source":"Crossref","is-referenced-by-count":4,"title":["Active ESD protection for input transistors in a 40-nm CMOS process"],"prefix":"10.1109","author":[{"given":"Federico A.","family":"Altolaguirre","sequence":"first","affiliation":[]},{"given":"Ming-Dou","family":"Ker","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2016172"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/16.930653"},{"journal-title":"ESD Association Standard Test Method for Electrostatic Discharge Sensitivity Machine Model - Component level STM-5 2","year":"1999","key":"ref10"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2274701"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2244351"},{"key":"ref8","first-page":"49","article-title":"Transmission line pulsing techniques for circuit modeling of ESD phenomena","author":"maloney","year":"1985","journal-title":"Proc EOS\/ESD Symp"},{"key":"ref7","first-page":"270","article-title":"Ultra-low-leakage power-rail ESD clamp circuit in a 65-nm CMOS process","author":"altolaguirre","year":"2013","journal-title":"VLSI-DAT"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/16.737457"},{"journal-title":"ESD Association Standard Test Method for Electrostatic Discharge Sensitivity Human Body Model - Component level STM-5 1-2001","year":"2001","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/16.8787"}],"event":{"name":"2015 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2015,4,27]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2015,4,29]]}},"container-title":["VLSI Design, Automation and Test(VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7111694\/7114493\/07114533.pdf?arnumber=7114533","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T15:00:50Z","timestamp":1490367650000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7114533\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2015.7114533","relation":{},"subject":[],"published":{"date-parts":[[2015,4]]}}}