{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T03:22:25Z","timestamp":1725420145298},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/vlsi-dat.2015.7114535","type":"proceedings-article","created":{"date-parts":[[2015,6,3]],"date-time":"2015-06-03T15:28:25Z","timestamp":1433345305000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Variability-aware parametric yield enhancement via post-silicon tuning of hybrid redundant MAC units"],"prefix":"10.1109","author":[{"given":"Sunil","family":"Dutt","sequence":"first","affiliation":[]},{"given":"Anshu","family":"Chauhan","sequence":"additional","affiliation":[]},{"given":"Sukumar","family":"Nandi","sequence":"additional","affiliation":[]},{"given":"Gaurav","family":"Trivedi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref11","first-page":"721","article-title":"Combined Dynamic Voltage Scaling and Adaptive Body Biasing for Lower Power Microprocessors under Dynamic Workloads","author":"martin","year":"2002","journal-title":"IEEE\/ACM International Conference on Computer Aided Design"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803957"},{"key":"ref13","first-page":"215","article-title":"Adaptive Supply Voltage Circuit using Body Bias Technique","author":"moradi","year":"2009","journal-title":"Int Conf Mixed Design of Integrated Circuits and System"},{"key":"ref4","first-page":"541","article-title":"Leakage Minimization of Nano-scale Circuits in the Presence of Systematic and Random Variations","author":"bhardwaj","year":"2005","journal-title":"42nd IEEE Design Automation Conference"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907227"},{"key":"ref6","first-page":"681","article-title":"Design Time Body Bias Selection for Parametric Yield Improvement","author":"zhuo","year":"2010","journal-title":"15th Asia and South Pacific Design Automation Conference"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.915529"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICIINFS.2007.4579150"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584080"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"135","DOI":"10.1145\/196244.196311","article-title":"cost of silicon viewed from vlsi design perspective","author":"maly","year":"1994","journal-title":"31st Design Automation Conference"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/N-SSC.2007.4785543"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2060503"}],"event":{"name":"2015 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2015,4,27]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2015,4,29]]}},"container-title":["VLSI Design, Automation and Test(VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7111694\/7114493\/07114535.pdf?arnumber=7114535","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T08:54:54Z","timestamp":1498208094000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7114535\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2015.7114535","relation":{},"subject":[],"published":{"date-parts":[[2015,4]]}}}