{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T15:35:12Z","timestamp":1774366512806,"version":"3.50.1"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/vlsi-dat.2015.7114547","type":"proceedings-article","created":{"date-parts":[[2015,6,3]],"date-time":"2015-06-03T15:28:25Z","timestamp":1433345305000},"page":"1-4","source":"Crossref","is-referenced-by-count":10,"title":["Diagnosing timing related cell internal defects for FinFET technology"],"prefix":"10.1109","author":[{"given":"Huaxing","family":"Tang","sequence":"first","affiliation":[]},{"given":"Ting-Pu","family":"Tai","sequence":"additional","affiliation":[]},{"given":"Wu-Tung","family":"Cheng","sequence":"additional","affiliation":[]},{"given":"Brady","family":"Benware","sequence":"additional","affiliation":[]},{"given":"Friedrich","family":"Hapke","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"668","article-title":"Enhancing Diagnosis Resolution for Delay Defects Based Upon Statistical Timing and Statistical Fault Models","author":"krstic","year":"2003","journal-title":"Proc of DAC"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401565"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.45"},{"key":"ref13","first-page":"602","article-title":"Leveraging Root Cause Deconvolution Analysis for Logic Yield Ramping","author":"pan","year":"2013","journal-title":"Proc of Intl Symp of Testing and Failure Analysis"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2014.58"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894213"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/54.32421"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.2178386"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966644"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2008.44"},{"key":"ref5","first-page":"12","article-title":"Experiences with Layout-Aware Diagnosis - A Case Study","volume":"12","author":"chang","year":"2010","journal-title":"Electronic Device Failure Analysis"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139151"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1992.205938"},{"key":"ref2","first-page":"214","article-title":"Critical Path Tracing - An Alteranative to Fault Simulation","author":"abramovici","year":"1983","journal-title":"Proc of DAC"},{"key":"ref1","author":"abramovici","year":"1990","journal-title":"Digital Systems Testing and Testable Design"},{"key":"ref9","first-page":"758","article-title":"A New Path-Oriented Effect-Cause Methodology to Diagnose Delay Failures","author":"hsu","year":"1998","journal-title":"Proc of Intl Test Conf"}],"event":{"name":"2015 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","location":"Hsinchu, Taiwan","start":{"date-parts":[[2015,4,27]]},"end":{"date-parts":[[2015,4,29]]}},"container-title":["VLSI Design, Automation and Test(VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7111694\/7114493\/07114547.pdf?arnumber=7114547","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T17:01:20Z","timestamp":1490374880000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7114547\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2015.7114547","relation":{},"subject":[],"published":{"date-parts":[[2015,4]]}}}