{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T02:18:53Z","timestamp":1725502733112},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/vlsi-dat.2015.7114565","type":"proceedings-article","created":{"date-parts":[[2015,6,3]],"date-time":"2015-06-03T19:28:25Z","timestamp":1433359705000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Accurate 3-D capacitance extractions for advanced nanometer CMOS nodes"],"prefix":"10.1109","author":[{"given":"Keh-Jeng","family":"Chang","sequence":"first","affiliation":[]},{"given":"Shih-Hao","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Kuo-Fu","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Ping-Hung","family":"Yuh","sequence":"additional","affiliation":[]},{"given":"Ho-Che","family":"Yu","sequence":"additional","affiliation":[]},{"given":"Wen-Cheng","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Victor C. Y.","family":"Chang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2010.5667363"},{"journal-title":"TetGen User's Manual 2006","year":"0","author":"si","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2010.5556237"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1002\/nme.1620191103"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/EUMA.1989.334129"},{"key":"ref15","article-title":"Accurate capacitance measurement for ultra large scale integrated circuits","author":"doong","year":"2010","journal-title":"US patent 7 772 868"},{"journal-title":"The Finite Element Method in Electromagnetics","year":"2002","author":"jin","key":"ref4"},{"key":"ref3","first-page":"298","author":"hu","year":"2010","journal-title":"Modern Semiconductor Devices for Integrated Circuits"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1991.185257"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/9780470544303"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/82.204126"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.357989"},{"key":"ref2","first-page":"20","article-title":"FinFET Design Ecosystem Challenges","author":"quan","year":"0","journal-title":"Proceedings of 2013 EDPS Symposium"},{"key":"ref1","first-page":"9","article-title":"Circuit Design using FinFETs","author":"sheu","year":"0","journal-title":"Tutorials of 2013 IEEE ISSCC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/22.740070"}],"event":{"name":"2015 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2015,4,27]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2015,4,29]]}},"container-title":["VLSI Design, Automation and Test(VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7111694\/7114493\/07114565.pdf?arnumber=7114565","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T19:29:38Z","timestamp":1490383778000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7114565\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2015.7114565","relation":{},"subject":[],"published":{"date-parts":[[2015,4]]}}}