{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T21:48:17Z","timestamp":1725572897456},"reference-count":0,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/vlsi-dat.2015.7114566","type":"proceedings-article","created":{"date-parts":[[2015,6,3]],"date-time":"2015-06-03T15:28:25Z","timestamp":1433345305000},"page":"1-1","source":"Crossref","is-referenced-by-count":0,"title":["Identify problematic layout patterns through volume diagnosis"],"prefix":"10.1109","author":[{"given":"Wu-Tung","family":"Cheng","sequence":"first","affiliation":[]}],"member":"263","event":{"name":"2015 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2015,4,27]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2015,4,29]]}},"container-title":["VLSI Design, Automation and Test(VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7111694\/7114493\/07114566.pdf?arnumber=7114566","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T15:17:54Z","timestamp":1490368674000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7114566\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2015.7114566","relation":{},"subject":[],"published":{"date-parts":[[2015,4]]}}}