{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T16:56:09Z","timestamp":1729616169018,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/vlsi-dat.2015.7114568","type":"proceedings-article","created":{"date-parts":[[2015,6,3]],"date-time":"2015-06-03T19:28:25Z","timestamp":1433359705000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Low-noise analog synthesis platform for bio-signal acquisition system"],"prefix":"10.1109","author":[{"given":"Ying-Chi","family":"Lien","sequence":"first","affiliation":[]},{"given":"Ching-Mao","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Chih-Wei","family":"Li","sequence":"additional","affiliation":[]},{"given":"Ban-Han","family":"Tsai","sequence":"additional","affiliation":[]},{"given":"Chien-Nan Jimmy","family":"Liu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Laker™ from Synopsys","year":"0","key":"ref10"},{"key":"ref11","article-title":"LASER - Layout-aware Analog Synthesis Environment on Laker","author":"liao","year":"2013","journal-title":"Proc Great Lakes Symposium on VLSI"},{"key":"ref12","first-page":"59","article-title":"A Bias-Driven Approach to Improve the Efficiency of Automatic Design Optimization for CMOS OP-Amps","author":"cheng","year":"2012","journal-title":"Proc Asia Symp Quality Electron Design"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2282757"},{"journal-title":"ILOG CPLEX™ from IBM","year":"0","key":"ref14"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2000.852720"},{"journal-title":"Analog Design Centering and Sizing","year":"2007","author":"graeb","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2030351"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456971"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878475"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"330","DOI":"10.1109\/4.75012","article-title":"Koan\/Anagram II: New Tools for Device-Level Analog Placement and Routing","volume":"26","author":"lampaert","year":"1991","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770730"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.889371"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2009137"}],"event":{"name":"2015 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2015,4,27]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2015,4,29]]}},"container-title":["VLSI Design, Automation and Test(VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7111694\/7114493\/07114568.pdf?arnumber=7114568","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T12:54:54Z","timestamp":1498222494000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7114568\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2015.7114568","relation":{},"subject":[],"published":{"date-parts":[[2015,4]]}}}