{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:49:59Z","timestamp":1730303399986,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/vlsi-dat.2015.7114569","type":"proceedings-article","created":{"date-parts":[[2015,6,3]],"date-time":"2015-06-03T19:28:25Z","timestamp":1433359705000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["On optimizing system energy of multi-core SoCs based on dynamically reconfigurable voltage-frequency island"],"prefix":"10.1109","author":[{"given":"Song","family":"Jin","sequence":"first","affiliation":[]},{"given":"Songwei","family":"Pei","sequence":"additional","affiliation":[]},{"given":"Yinhe","family":"Han","sequence":"additional","affiliation":[]},{"given":"Huawei","family":"Li","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045092"},{"key":"ref3","first-page":"0","article-title":"Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip","author":"ogras","year":"2007","journal-title":"DAC"},{"key":"ref10","first-page":"88","article-title":"TILE64 Processor: A 64-Core SoC with Mesh Interconnect","author":"shane","year":"2008","journal-title":"ISSCC"},{"key":"ref6","first-page":"123","article-title":"System Level Analysis of Fast, Per-Core DVFS using On-Chip Switching Regulators","author":"kim","year":"2008","journal-title":"HPCA"},{"year":"0","key":"ref11"},{"key":"ref5","first-page":"264","article-title":"A Voltage-Frequency Island Aware Energy Optimization Framework for Networks-on-chip","author":"jang","year":"2008","journal-title":"ICCAD"},{"key":"ref8","first-page":"52","article-title":"A Process-variation Aware Technique for Tile-based","volume":"8","author":"musoll","year":"2009","journal-title":"Massive Multi-core Processors CAL"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012617"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2079450"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169034"},{"key":"ref1","first-page":"102","article-title":"An Integrated Quad-core Opteron Processor","author":"dorsey","year":"2007","journal-title":"ISSCC"}],"event":{"name":"2015 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2015,4,27]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2015,4,29]]}},"container-title":["VLSI Design, Automation and Test(VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7111694\/7114493\/07114569.pdf?arnumber=7114569","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T19:11:03Z","timestamp":1490382663000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7114569\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2015.7114569","relation":{},"subject":[],"published":{"date-parts":[[2015,4]]}}}