{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T07:27:11Z","timestamp":1729668431423,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/vlsi-dat.2015.7114570","type":"proceedings-article","created":{"date-parts":[[2015,6,3]],"date-time":"2015-06-03T15:28:25Z","timestamp":1433345305000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Automated design space exploration of transient fault detectable datapath based on user specified power and delay constraints"],"prefix":"10.1109","author":[{"given":"Anirban","family":"Sengupta","sequence":"first","affiliation":[]},{"given":"Saumya","family":"Bhadauria","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1007\/978-3-642-01085-9_2","article-title":"Bacterial Foraging Optimization Algorithm: Theoretical Foundations, Analysis, and Applications","volume":"203","author":"das","year":"2009","journal-title":"Studies in Comp Intellig"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/12.869319"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.835132"},{"key":"ref5","first-page":"662","author":"karri","year":"1992","journal-title":"glu Transformation-based high-level synthesis of fault tolerant ASICs IEEE DAC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CCECE.2014.6900920"},{"key":"ref7","first-page":"537","article-title":"Algorithm level recomputing—a register transfer level concurrent error detection technique","author":"wu","year":"2001","journal-title":"Proc IEEE\/ACM Int Conf CAD"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/24.536993"},{"journal-title":"Carlos Arthur Lang Lisbôa","article-title":"Low Overhead System Level Approaches for Mitigation of Long Duration and Multiple Transient Faults","year":"2007","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3636-9"}],"event":{"name":"2015 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2015,4,27]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2015,4,29]]}},"container-title":["VLSI Design, Automation and Test(VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7111694\/7114493\/07114570.pdf?arnumber=7114570","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T08:54:58Z","timestamp":1498208098000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7114570\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2015.7114570","relation":{},"subject":[],"published":{"date-parts":[[2015,4]]}}}