{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T21:20:59Z","timestamp":1725398459270},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/vlsi-dat.2015.7114579","type":"proceedings-article","created":{"date-parts":[[2015,6,3]],"date-time":"2015-06-03T19:28:25Z","timestamp":1433359705000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Lifetime-aware LRU promotion policy for last-level cache"],"prefix":"10.1109","author":[{"given":"Hong-Yi","family":"Wu","sequence":"first","affiliation":[]},{"given":"Chien-Chih","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Hsiang-Jen","family":"Tsai","sequence":"additional","affiliation":[]},{"given":"Yin-Chi","family":"Peng","sequence":"additional","affiliation":[]},{"given":"Tien-Fu","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"372","article-title":"Using Aggressor Thread Information to Improve Shared Cache Management for CMPs","author":"liu","year":"2009","journal-title":"Proc PACT"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250709"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370868"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370865"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555778"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454145"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.52"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/2.268884"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTER.2012.32"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70816"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169030"},{"key":"ref2","first-page":"209","article-title":"Timekeeping in the memory system: predicting and optimizing memory behavior","author":"hu","year":"2002","journal-title":"Proc ISCA"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000075"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379259"}],"event":{"name":"2015 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2015,4,27]]},"location":"Hsinchu","end":{"date-parts":[[2015,4,29]]}},"container-title":["VLSI Design, Automation and Test(VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7111694\/7114493\/07114579.pdf?arnumber=7114579","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,4]],"date-time":"2020-02-04T06:43:06Z","timestamp":1580798586000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7114579\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2015.7114579","relation":{},"subject":[],"published":{"date-parts":[[2015,4]]}}}