{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T10:17:26Z","timestamp":1725617846548},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/vlsi-dat.2017.7939642","type":"proceedings-article","created":{"date-parts":[[2017,6,8]],"date-time":"2017-06-08T20:42:47Z","timestamp":1496954567000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Hybrid spiking-stochastic Deep Neural Network"],"prefix":"10.1109","author":[{"given":"Heesu","family":"Kim","sequence":"first","affiliation":[]},{"given":"Joonsang","family":"Yu","sequence":"additional","affiliation":[]},{"given":"Kiyoung","family":"Choi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"Training deep neural networks with low precision multiplications","author":"courbariaux","year":"2015","journal-title":"Workshop Contribution at International Conference on Learning Representations"},{"key":"ref3","first-page":"16","article-title":"Throughput-optimized OpenCL-based FPGA accelerator for large-scale convolutional neural networks","author":"suda","year":"2016","journal-title":"Proceedings of the International Symposium on Field-Programmable Gate Arrays"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2015.00437"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2465787.2465794"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0460"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898011"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2016.7727758"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2015.7280696"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541967"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2085952"},{"journal-title":"GPU-based deep learning inference A performance and power analysis ” White Paper","year":"2015","key":"ref1"}],"event":{"name":"2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2017,4,24]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2017,4,27]]}},"container-title":["2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7936426\/7939640\/07939642.pdf?arnumber=7939642","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,3]],"date-time":"2017-10-03T03:14:05Z","timestamp":1507000445000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7939642\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2017.7939642","relation":{},"subject":[],"published":{"date-parts":[[2017,4]]}}}