{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,29]],"date-time":"2025-11-29T07:53:03Z","timestamp":1764402783042},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/vlsi-dat.2017.7939644","type":"proceedings-article","created":{"date-parts":[[2017,6,8]],"date-time":"2017-06-08T16:42:47Z","timestamp":1496940167000},"page":"1-4","source":"Crossref","is-referenced-by-count":9,"title":["High-speed and low-power VLSI-architecture for inexact speculative adder"],"prefix":"10.1109","author":[{"given":"Rahul","family":"Shrestha","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360166"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2014.6894411"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2013.6572519"},{"key":"ref5","first-page":"69","article-title":"An Enhanced Low-power High-speed Adder For Error-tolerant Application","author":"zhu","year":"2009","journal-title":"12th International Symposium on Integrated Circuits (ISIC)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691108"},{"key":"ref7","first-page":"323","article-title":"Enhanced Low-power Highspeed Adder for Error-tolerant Application","author":"zhu","year":"2010","journal-title":"IEEE International SoC Design Conference (ISOCC)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.3390\/s130911196"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168566"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2049790"}],"event":{"name":"2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2017,4,24]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2017,4,27]]}},"container-title":["2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7936426\/7939640\/07939644.pdf?arnumber=7939644","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,27]],"date-time":"2017-06-27T19:53:54Z","timestamp":1498593234000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7939644\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2017.7939644","relation":{},"subject":[],"published":{"date-parts":[[2017,4]]}}}