{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,6]],"date-time":"2025-12-06T04:58:43Z","timestamp":1764997123327,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/vlsi-dat.2017.7939657","type":"proceedings-article","created":{"date-parts":[[2017,6,8]],"date-time":"2017-06-08T16:42:47Z","timestamp":1496940167000},"page":"1-4","source":"Crossref","is-referenced-by-count":21,"title":["Detailed routing violation prediction during placement using machine learning"],"prefix":"10.1109","author":[{"given":"Aysa Fakheri","family":"Tabrizi","sequence":"first","affiliation":[]},{"given":"Nima Karimpour","family":"Darav","sequence":"additional","affiliation":[]},{"given":"Logan","family":"Rakai","sequence":"additional","affiliation":[]},{"given":"Andrew","family":"Kennings","sequence":"additional","affiliation":[]},{"given":"Laleh","family":"Behjat","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2014.7004188"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2723572"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TSMCA.2009.2029559"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2560519.2565877"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509636"},{"key":"ref5","first-page":"37:1","article-title":"Eh?placer: A high-performance modern technology-driven placer","volume":"21","author":"karimpour darav","year":"2016","journal-title":"ACM TODAES"},{"journal-title":"Technical Report","article-title":"Olympus-SoC place and route for advanced node designs","year":"2015","key":"ref12"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TKDE.2008.239"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2015.108"},{"journal-title":"ISPD 2015 blockage-aware detailed routing-driven placement contest","year":"0","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICPR.2008.4761297"},{"journal-title":"ISPD 2014 Detailed Routing-Driven Placement Contest","year":"0","key":"ref1"}],"event":{"name":"2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2017,4,24]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2017,4,27]]}},"container-title":["2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7936426\/7939640\/07939657.pdf?arnumber=7939657","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,27]],"date-time":"2017-06-27T19:51:55Z","timestamp":1498593115000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7939657\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2017.7939657","relation":{},"subject":[],"published":{"date-parts":[[2017,4]]}}}