{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T02:10:04Z","timestamp":1750299004817,"version":"3.41.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/vlsi-dat.2017.7939658","type":"proceedings-article","created":{"date-parts":[[2017,6,8]],"date-time":"2017-06-08T20:42:47Z","timestamp":1496954567000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["Layout placement optimization with isolation rings for high-voltage VLSI circuits"],"prefix":"10.1109","author":[{"given":"Chih-Wei","family":"Lee","sequence":"first","affiliation":[]},{"given":"Hwa-Yi","family":"Tseng","sequence":"additional","affiliation":[]},{"given":"Chi-Lien","family":"Kuo","sequence":"additional","affiliation":[]},{"given":"Chien-Nan Jimmy","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Chin","family":"Hsia","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"791","article-title":"Analog Placement Based on Symmetry-Island Formulation","author":"lin","year":"2009","journal-title":"IEEE Trans on CAD"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391484"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2160916.2160934"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2012.6339416"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337541"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105379"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654239"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1145\/2717764.2717781","article-title":"Automation of Analog IC Layout-Challenges and Solutions","author":"scheible","year":"2015","journal-title":"Proc Int'l Symp on Physical Design"},{"key":"ref9","first-page":"512","article-title":"Heterogeneous B*-trees for Analog Placement with Symmetry and Regularity Considerations","author":"chou","year":"2011","journal-title":"Proc Int'l Conf on Computer-Aided Design"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.889371"}],"event":{"name":"2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2017,4,24]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2017,4,27]]}},"container-title":["2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7936426\/7939640\/07939658.pdf?arnumber=7939658","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:57:21Z","timestamp":1750298241000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7939658\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2017.7939658","relation":{},"subject":[],"published":{"date-parts":[[2017,4]]}}}