{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T07:31:45Z","timestamp":1725607905537},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/vlsi-dat.2017.7939660","type":"proceedings-article","created":{"date-parts":[[2017,6,8]],"date-time":"2017-06-08T16:42:47Z","timestamp":1496940167000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["An 8-bit 400-MS\/s calibration-free SAR ADC with a pre-amplifier-only comparator"],"prefix":"10.1109","author":[{"given":"Chih-Huei","family":"Hou","sequence":"first","affiliation":[]},{"given":"Soon-Jyh","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Hao-Sheng","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Huan-Jui","family":"Hu","sequence":"additional","affiliation":[]},{"given":"En-Ze","family":"Cun","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487818"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2008.4746011"},{"key":"ref10","first-page":"188","article-title":"A 0.024mm2 8b 400MS\/s SAR ADC with 2b\/cycle and resistive DAC in 65nm CMOS","author":"wei","year":"0","journal-title":"2011 IEEE ISSCC Dig Tech Papers"},{"key":"ref6","first-page":"81","article-title":"A 0.6V 6.4fJ\/conversion-step 10-bit 150MS\/s sub-ranging SAR ADC in 40nm CMOS","author":"hu","year":"2014","journal-title":"IEEE A-SSCC"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2013.6649086"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617411"},{"key":"ref8","first-page":"241","article-title":"A 1V 11 fJ\/conversion-step 10bit 10MS\/s asynchronous SAR ADC in 0.18?m CMOS","author":"liu","year":"2010","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042254"},{"key":"ref2","first-page":"176","article-title":"A 1.2-V 10-b 20-Msample\/s nonbinary successive approximation ADC in 0.13-?m CMOS","author":"kuttner","year":"2002","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref9","first-page":"200","article-title":"A 1.5mW 68dB SNDR 80MS\/s 2x interleaved SAR-assisted pipeline ADC in 28nm CMOS","author":"van goes","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref1","first-page":"1","article-title":"A 7b IGS\/s 7.2mW nonbinary 2b\/cycle SAR ADC with register-to-DAC direct control","author":"hong","year":"2012","journal-title":"Proc IEEE CICC"}],"event":{"name":"2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2017,4,24]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2017,4,27]]}},"container-title":["2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7936426\/7939640\/07939660.pdf?arnumber=7939660","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,27]],"date-time":"2017-06-27T19:56:01Z","timestamp":1498593361000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7939660\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2017.7939660","relation":{},"subject":[],"published":{"date-parts":[[2017,4]]}}}