{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T14:12:56Z","timestamp":1773843176211,"version":"3.50.1"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/vlsi-dat.2017.7939661","type":"proceedings-article","created":{"date-parts":[[2017,6,8]],"date-time":"2017-06-08T20:42:47Z","timestamp":1496954567000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["A 10-bit 100-MS\/s SAR ADC with capacitor swapping technique in 90-nm CMOS"],"prefix":"10.1109","author":[{"given":"Yung-Hui","family":"Chung","sequence":"first","affiliation":[]},{"given":"Song-You","family":"Shih","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048498"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2340583"},{"key":"ref6","first-page":"386","article-title":"A 10b 100MS\/s 1.13mW SAR ADC with binary scaled error compensation","author":"liu","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref10","article-title":"A 10-b $750\\mu \\text{W}$ 200MS\/s Fully Dynamic Single-Channel SAR ADC in 40nm CMOS","author":"tang","year":"2016","journal-title":"IEEE ESSCIRC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884231"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2013.6691039"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2258832"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2011.6123606"},{"key":"ref9","first-page":"81","article-title":"A 0.6V 6.4fJ\/cpnversion-step 10-bit 150MS\/s Subranging SAR ADC in 40nm CMOS","author":"hu","year":"2014","journal-title":"IEEE A-SSCC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280859"}],"event":{"name":"2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","location":"Hsinchu, Taiwan","start":{"date-parts":[[2017,4,24]]},"end":{"date-parts":[[2017,4,27]]}},"container-title":["2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7936426\/7939640\/07939661.pdf?arnumber=7939661","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,27]],"date-time":"2017-06-27T23:53:08Z","timestamp":1498607588000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7939661\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2017.7939661","relation":{},"subject":[],"published":{"date-parts":[[2017,4]]}}}