{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T15:39:31Z","timestamp":1771515571838,"version":"3.50.1"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/vlsi-dat.2017.7939664","type":"proceedings-article","created":{"date-parts":[[2017,6,8]],"date-time":"2017-06-08T16:42:47Z","timestamp":1496940167000},"page":"1-4","source":"Crossref","is-referenced-by-count":4,"title":["A digitally controlled buck converter with current sensor-less adaptive voltage positioning (AVP) mechanism"],"prefix":"10.1109","author":[{"given":"Kai-Yu","family":"Hu","sequence":"first","affiliation":[]},{"given":"Bo-Ming","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Chien-Hung","family":"Tsai","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2006.882932"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2008.924822"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2009.2030807"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2009.2022397"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2010.2098366"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"1270","DOI":"10.1109\/TPEL.2003.818824","article-title":"Design considerations for VRM transient response based on the output impedance","volume":"18","author":"yao","year":"2003","journal-title":"IEEE Trans Power Electronics"},{"key":"ref1","article-title":"Voltage Regulator Module (VRM) and Enterprise Voltage Regulator-Down (EVRD) 11.1 Design Guidelines","year":"2009","journal-title":"Intel Document"}],"event":{"name":"2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","location":"Hsinchu, Taiwan","start":{"date-parts":[[2017,4,24]]},"end":{"date-parts":[[2017,4,27]]}},"container-title":["2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7936426\/7939640\/07939664.pdf?arnumber=7939664","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,25]],"date-time":"2019-09-25T16:00:33Z","timestamp":1569427233000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7939664\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2017.7939664","relation":{},"subject":[],"published":{"date-parts":[[2017,4]]}}}