{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,13]],"date-time":"2026-01-13T04:52:39Z","timestamp":1768279959794,"version":"3.49.0"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2017,4,1]],"date-time":"2017-04-01T00:00:00Z","timestamp":1491004800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,4,1]],"date-time":"2017-04-01T00:00:00Z","timestamp":1491004800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/vlsi-dat.2017.7939672","type":"proceedings-article","created":{"date-parts":[[2017,6,8]],"date-time":"2017-06-08T16:42:47Z","timestamp":1496940167000},"page":"1-2","source":"Crossref","is-referenced-by-count":3,"title":["Hybrid three-dimensional integrated circuits: A viable solution for high efficiency Neuromorphic Computing"],"prefix":"10.1109","author":[{"given":"M. Amimul","family":"Ehsan","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, University of Kansas, Lawrence, 66045, United States of America"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhen","family":"Zhou","sequence":"additional","affiliation":[{"name":"Intel Corporation, 3600 Juliette Ln, Santa Clara, CA 95054, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yang","family":"Yi","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, University of Kansas, Lawrence, 66045, United States of America"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2643162"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/EPEPS.2016.7835424"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s004220100262"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2009.5178578"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2016.7841136"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744783"}],"event":{"name":"2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","location":"Hsinchu, Taiwan","start":{"date-parts":[[2017,4,24]]},"end":{"date-parts":[[2017,4,27]]}},"container-title":["2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7936426\/7939640\/07939672.pdf?arnumber=7939672","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,12]],"date-time":"2026-01-12T21:58:57Z","timestamp":1768255137000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7939672\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2017.7939672","relation":{},"subject":[],"published":{"date-parts":[[2017,4]]}}}