{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,5]],"date-time":"2025-06-05T13:04:16Z","timestamp":1749128656341},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/vlsi-dat.2017.7939674","type":"proceedings-article","created":{"date-parts":[[2017,6,8]],"date-time":"2017-06-08T20:42:47Z","timestamp":1496954567000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Design space exploration with a cycle-accurate systemC\/TLM DRAM controller model"],"prefix":"10.1109","author":[{"family":"Ting-Shuo Hsu","sequence":"first","affiliation":[]},{"family":"Chao-Chih Wu","sequence":"additional","affiliation":[]},{"family":"Che-Wei Hsu","sequence":"additional","affiliation":[]},{"family":"Chih-Tsun Huang","sequence":"additional","affiliation":[]},{"family":"Jing-Jia Liou","sequence":"additional","affiliation":[]},{"family":"Yao-Hua Chen","sequence":"additional","affiliation":[]},{"family":"Juin-Ming Lu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"article-title":"USIMM: the Utah SImulated Memory Module","year":"2012","author":"chatterjee","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2402435"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844484"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2414456"},{"key":"ref4","first-page":"615","article-title":"Tiered-latency DRAM: A low latency and low cost DRAM architecture","author":"lee","year":"2013","journal-title":"Proceeding of HPCA'13"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237032"},{"key":"ref6","first-page":"1","article-title":"ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers","author":"kim","year":"2010","journal-title":"Proceedings of HPCA-10"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815983"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522356"},{"key":"ref7","article-title":"Pardis: A programmable memory controller for the DDRx interfacing standards","author":"bojnordi","year":"2012","journal-title":"Proceedings of the ISCA-12"},{"journal-title":"Hybrid Memory Cube Specification 1 0","year":"2015","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"year":"0","key":"ref1"}],"event":{"name":"2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2017,4,24]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2017,4,27]]}},"container-title":["2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7936426\/7939640\/07939674.pdf?arnumber=7939674","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,3]],"date-time":"2017-10-03T03:15:27Z","timestamp":1507000527000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7939674\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2017.7939674","relation":{},"subject":[],"published":{"date-parts":[[2017,4]]}}}