{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T06:57:30Z","timestamp":1725519450430},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/vlsi-dat.2017.7939675","type":"proceedings-article","created":{"date-parts":[[2017,6,8]],"date-time":"2017-06-08T16:42:47Z","timestamp":1496940167000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Reducing aging on scratchpad memory using temporal- and FSM-based power management"],"prefix":"10.1109","author":[{"family":"Yun Kae Law","sequence":"first","affiliation":[]},{"family":"Ing-Chao Lin","sequence":"additional","affiliation":[]},{"family":"Cheng-Chien Lin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784604"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2278549"},{"key":"ref12","first-page":"1","article-title":"Cache aging reduction with improved performance using dynamically re-sizable cache","author":"mahmood","year":"2014","journal-title":"DATE 2014"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2013.6523591"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.94"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2287187"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2011.5985932"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IPFA.2008.4588195"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/545214.545232"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/774789.774805"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.102"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2010.11.002"}],"event":{"name":"2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2017,4,24]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2017,4,27]]}},"container-title":["2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7936426\/7939640\/07939675.pdf?arnumber=7939675","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,27]],"date-time":"2017-06-27T19:48:35Z","timestamp":1498592915000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7939675\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2017.7939675","relation":{},"subject":[],"published":{"date-parts":[[2017,4]]}}}