{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T06:14:14Z","timestamp":1725430454874},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/vlsi-dat.2017.7939676","type":"proceedings-article","created":{"date-parts":[[2017,6,8]],"date-time":"2017-06-08T16:42:47Z","timestamp":1496940167000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Optimization for application-specific packet-based on-chip interconnects using a cycle-accurate model"],"prefix":"10.1109","author":[{"family":"Yu-Ju Shih","sequence":"first","affiliation":[]},{"family":"Chih-Tsun Huang","sequence":"additional","affiliation":[]},{"family":"Jing-Jia Liou","sequence":"additional","affiliation":[]},{"family":"Jyu-Yuan Lai","sequence":"additional","affiliation":[]},{"family":"Chih-Wea Wang","sequence":"additional","affiliation":[]},{"family":"Chi-Feng Wu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2953878"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-009-0351-6"},{"key":"ref6","first-page":"797","article-title":"A fast and accurate network-on-chip timing simulator with a flit propagation model","author":"hsu","year":"2015","journal-title":"Proc Asia and South Pacific Design Automation Conf (ASP-DAC)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557149"},{"year":"2011","key":"ref8","article-title":"AMBA AXI and ACE protocol specification"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-011-9075-5"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.871763"},{"journal-title":"Open Core Protocol specification release 3 0","year":"2013","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2015.07.017"}],"event":{"name":"2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2017,4,24]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2017,4,27]]}},"container-title":["2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7936426\/7939640\/07939676.pdf?arnumber=7939676","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,27]],"date-time":"2017-06-27T19:51:21Z","timestamp":1498593081000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7939676\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2017.7939676","relation":{},"subject":[],"published":{"date-parts":[[2017,4]]}}}