{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T02:10:48Z","timestamp":1725415848108},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/vlsi-dat.2017.7939677","type":"proceedings-article","created":{"date-parts":[[2017,6,8]],"date-time":"2017-06-08T16:42:47Z","timestamp":1496940167000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["A low power synthesis flow for multi-rate systems"],"prefix":"10.1109","author":[{"family":"Hsin-Pang Kuo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alan P.","family":"Su","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Kuen-Jong Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2014.6893193"},{"journal-title":"Software Synthesis from Dataflow Graphs","year":"1999","author":"bhattacharyya","key":"ref11"},{"key":"ref12","article-title":"Network Calculus: A Theory of Deter ministic Queuing Systems for the Internet","author":"le boudec","year":"2012","journal-title":"Online Version of the Book of Springer Verlag"},{"journal-title":"Synopsys Design Compiler","year":"0","key":"ref13"},{"year":"0","key":"ref14"},{"journal-title":"Synopsys Primetime-px","year":"0","key":"ref15"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1155\/2007\/83710"},{"journal-title":"Embedded Multiprocessors Scheduling and Synchronization","year":"2000","author":"sriram","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/S1007-0214(08)72205-3"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.164"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SiPS.2013.6674501"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2013.6810611"},{"journal-title":"Multirate Digital Signal Processing","year":"1983","author":"crochiere","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1987.13876"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597118"}],"event":{"name":"2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2017,4,24]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2017,4,27]]}},"container-title":["2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7936426\/7939640\/07939677.pdf?arnumber=7939677","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,27]],"date-time":"2017-06-27T19:50:23Z","timestamp":1498593023000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7939677\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2017.7939677","relation":{},"subject":[],"published":{"date-parts":[[2017,4]]}}}