{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T10:47:07Z","timestamp":1725792427673},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/vlsi-dat.2017.7939688","type":"proceedings-article","created":{"date-parts":[[2017,6,8]],"date-time":"2017-06-08T16:42:47Z","timestamp":1496940167000},"page":"1-4","source":"Crossref","is-referenced-by-count":13,"title":["Analysis and reduction of SRAM PUF Bit Error Rate"],"prefix":"10.1109","author":[{"given":"Hirofumi","family":"Shinohara","sequence":"first","affiliation":[]},{"family":"Baikun Zheng","sequence":"additional","affiliation":[]},{"family":"Yanhao Piao","sequence":"additional","affiliation":[]},{"family":"Bo Liu","sequence":"additional","affiliation":[]},{"family":"Shiyu Liu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910961"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.212"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-5040-5"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E95.A.2226"},{"key":"ref7","first-page":"73","article-title":"An Accurate Probabilistic Reliability Model for Silicon PUFs","author":"maes","year":"2013","journal-title":"CHES"},{"key":"ref2","first-page":"53","author":"leest","year":"2010","journal-title":"Poc STC"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1145\/1278480.1278484","article-title":"physical unclonable functions for device authentication and secret key generation","author":"suh","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"}],"event":{"name":"2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2017,4,24]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2017,4,27]]}},"container-title":["2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7936426\/7939640\/07939688.pdf?arnumber=7939688","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,25]],"date-time":"2019-09-25T16:00:27Z","timestamp":1569427227000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7939688\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2017.7939688","relation":{},"subject":[],"published":{"date-parts":[[2017,4]]}}}