{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,11,19]],"date-time":"2024-11-19T05:25:31Z","timestamp":1731993931465,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2018,4,1]],"date-time":"2018-04-01T00:00:00Z","timestamp":1522540800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,4,1]],"date-time":"2018-04-01T00:00:00Z","timestamp":1522540800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1109\/vlsi-dat.2018.8373224","type":"proceedings-article","created":{"date-parts":[[2018,6,7]],"date-time":"2018-06-07T23:36:08Z","timestamp":1528414568000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["A 25-Gb\/s 13 mW clock and data recovery using C<sup>2<\/sup>MOS D-flip-flop in 65-nm CMOS"],"prefix":"10.1109","author":[{"given":"Ryosuke","family":"Noguchi","sequence":"first","affiliation":[{"name":"The University of Shiga Prefecture, Department of Electronic Systems Engineering, 2500, Hassaka cho Hikone-city, Shiga, 522-8533, Japan"}]},{"given":"Kosuke","family":"Furuichi","sequence":"additional","affiliation":[{"name":"The University of Shiga Prefecture, Department of Electronic Systems Engineering, 2500, Hassaka cho Hikone-city, Shiga, 522-8533, Japan"}]},{"given":"Hiromu Uemura Toshiyuki","family":"Inoue","sequence":"additional","affiliation":[{"name":"The University of Shiga Prefecture, Department of Electronic Systems Engineering, 2500, Hassaka cho Hikone-city, Shiga, 522-8533, Japan"}]},{"given":"Akira","family":"Tsuchiya","sequence":"additional","affiliation":[{"name":"The University of Shiga Prefecture, Department of Electronic Systems Engineering, 2500, Hassaka cho Hikone-city, Shiga, 522-8533, Japan"}]},{"given":"Keiji","family":"Kishine","sequence":"additional","affiliation":[{"name":"The University of Shiga Prefecture, Department of Electronic Systems Engineering, 2500, Hassaka cho Hikone-city, Shiga, 522-8533, Japan"}]},{"given":"Hiroaki","family":"Katsurai","sequence":"additional","affiliation":[{"name":"NTT Device Technology Labs, NTT Corporation, 3-1, Morinosato Wakamiya, Atsugi Kanagawa, 243-0198, Japan"}]},{"given":"Shinsuke","family":"Nakano","sequence":"additional","affiliation":[{"name":"NTT Device Technology Labs, NTT Corporation, 3-1, Morinosato Wakamiya, Atsugi Kanagawa, 243-0198, Japan"}]},{"given":"Hideyuki","family":"Nosaka","sequence":"additional","affiliation":[{"name":"NTT Device Technology Labs, NTT Corporation, 3-1, Morinosato Wakamiya, Atsugi Kanagawa, 243-0198, Japan"}]}],"member":"263","reference":[{"key":"ref4","first-page":"914","article-title":"High Performance Dynamic Hybrid Flip-Flop For Pipeline Stages with Methodical Implanted Logic","volume":"3","author":"vajida tabasum","year":"2014","journal-title":"IJARECE"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050696"},{"key":"ref6","article-title":"RF Microelectoronics","author":"razavi","year":"2011","journal-title":"Prentice Hall"},{"key":"ref5","article-title":"Full Swing 20 GHz Frequency Divider with 1 V Supply Voltage in FD-SOI 28 nm Technology","author":"gulperi ozsema","year":"2015","journal-title":"NORCAS NORCHIP & International Symposium on System-on-Chip (SoC)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2074291"},{"key":"ref7","article-title":"Bipolar and MOS analog integrated circuit design","author":"alan","year":"1984","journal-title":"J Wiley"},{"key":"ref2","article-title":"Overview of requirements and applications for 40 Gigabit and 100 Gigabit Ethernet","author":"nowell","year":"2007","journal-title":"Ethernet Alliance White Paper"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2237692"},{"journal-title":"40 Gb\/s and 100 Gb\/s Ethernet Task Force","article-title":"IEEE P802.3ba-2010","year":"2010","key":"ref1"}],"event":{"name":"2018 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2018,4,16]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2018,4,19]]}},"container-title":["2018 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8370612\/8373223\/08373224.pdf?arnumber=8373224","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,18]],"date-time":"2024-11-18T18:51:38Z","timestamp":1731955898000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8373224\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2018.8373224","relation":{},"subject":[],"published":{"date-parts":[[2018,4]]}}}