{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:37:20Z","timestamp":1781887040086,"version":"3.54.5"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1109\/vlsi-dat.2018.8373238","type":"proceedings-article","created":{"date-parts":[[2018,6,7]],"date-time":"2018-06-07T23:36:08Z","timestamp":1528414568000},"page":"1-4","source":"Crossref","is-referenced-by-count":39,"title":["Beyond structural test, the rising need for system-level test"],"prefix":"10.1109","author":[{"given":"Harry H.","family":"Chen","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT.2016.7482550"},{"key":"ref3","article-title":"Massively Parallel System-Level Testing - The new Paradigm for Semiconductor Quality Control","year":"0","journal-title":"Astronics Test Systems"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2334301"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2017.2691348"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2016.7805863"},{"key":"ref7","article-title":"On Microprocessor Reliability","author":"eklow","year":"2013","journal-title":"Computing Now IEEE Computer Society"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2594180"},{"key":"ref9","article-title":"PSS Early Adopter II - Portable Test and Stimulus Standard","year":"0","journal-title":"Accellera Systems Initiative"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035276"}],"event":{"name":"2018 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","location":"Hsinchu","start":{"date-parts":[[2018,4,16]]},"end":{"date-parts":[[2018,4,19]]}},"container-title":["2018 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8370612\/8373223\/08373238.pdf?arnumber=8373238","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T06:07:58Z","timestamp":1643177278000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8373238\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2018.8373238","relation":{},"subject":[],"published":{"date-parts":[[2018,4]]}}}