{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T18:57:02Z","timestamp":1725562622124},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1109\/vlsi-dat.2018.8373247","type":"proceedings-article","created":{"date-parts":[[2018,6,7]],"date-time":"2018-06-07T23:36:08Z","timestamp":1528414568000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Double asymmetric-latency storage class memories (SCMs) for fast-write SCM, fast-read SCM & NAND flash hybrid SSDs"],"prefix":"10.1109","author":[{"given":"Yutaka","family":"Adachi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chihiro","family":"Matsui","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ken","family":"Takeuchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243826"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176872"},{"key":"ref6","first-page":"9","article-title":"ReRAM-based SSD Performance Considering Verify-program Cycles and ECC Capabilities","author":"takishita","year":"2017","journal-title":"Non-Volatile Memories Workshop"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2017.8066578"},{"journal-title":"MSR Cambridge Traces","year":"0","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SNW.2016.7577998"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724549"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2248157"}],"event":{"name":"2018 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2018,4,16]]},"location":"Hsinchu","end":{"date-parts":[[2018,4,19]]}},"container-title":["2018 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8370612\/8373223\/08373247.pdf?arnumber=8373247","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,23]],"date-time":"2021-12-23T12:35:02Z","timestamp":1640262902000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8373247\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2018.8373247","relation":{},"subject":[],"published":{"date-parts":[[2018,4]]}}}