{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T20:04:14Z","timestamp":1725739454595},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1109\/vlsi-dat.2018.8373250","type":"proceedings-article","created":{"date-parts":[[2018,6,7]],"date-time":"2018-06-07T23:36:08Z","timestamp":1528414568000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["A 473 \u03bcW wireless 16-channel neural recording SoC with RF energy harvester"],"prefix":"10.1109","author":[{"given":"Kun-Ying","family":"Yeh","sequence":"first","affiliation":[]},{"given":"Yu-Jie","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Tung-Chien","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Liang-Gee","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Shey-Shi","family":"Lu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243794"},{"key":"ref3","first-page":"432","article-title":"A flexible clockless 32-ch simultaneous wireless neural recording system with adjustable resolution","author":"yin","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696288"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231342"},{"key":"ref2","first-page":"164","article-title":"A 200? W Eight-Channel Acquisition ASIC for Ambulatory EEG Systems","author":"yazicioglu","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf Dig"},{"key":"ref1","first-page":"146","article-title":"A 128-Channel 6mW Wireless Neural Recording IC with On-the-Fly Spike Sorting and UWB Tansmitter","author":"chae","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf Dig"}],"event":{"name":"2018 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2018,4,16]]},"location":"Hsinchu","end":{"date-parts":[[2018,4,19]]}},"container-title":["2018 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8370612\/8373223\/08373250.pdf?arnumber=8373250","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T05:44:40Z","timestamp":1643175880000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8373250\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2018.8373250","relation":{},"subject":[],"published":{"date-parts":[[2018,4]]}}}