{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:50:18Z","timestamp":1730303418765,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1109\/vlsi-dat.2018.8373264","type":"proceedings-article","created":{"date-parts":[[2018,6,7]],"date-time":"2018-06-07T23:36:08Z","timestamp":1528414568000},"page":"1-4","source":"Crossref","is-referenced-by-count":9,"title":["Parallel order ATPG for test compaction"],"prefix":"10.1109","author":[{"given":"Yu-Wei","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu-Hao","family":"Ho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chih-Ming","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kai-Chieh","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ming-Ting","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"James Chien-Mo","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"669","article-title":"Evaluation of the quality of N -detect scan ATPG patterns on a processor","author":"enamul","year":"2004","journal-title":"Proc Int'l Test Conf"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"1040","DOI":"10.1109\/43.238040","article-title":"COMPACTEST: A Method to Generate Compact Test Sets for Combinatorial Circuits","volume":"12","author":"irith","year":"1993","journal-title":"IEEE Trans Comput -Aided Design Intergr Circuits Syst"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1994.367244"},{"key":"ref13","first-page":"310","article-title":"Acceleration techniques for dynamic vector compaction","author":"anand","year":"1995","journal-title":"Proc IEEE\/ACM Int'l Conf on Computer-Aided Design"},{"key":"ref14","first-page":"1136","article-title":"A scalable method for the generation of small test sets","author":"santiago","year":"2009","journal-title":"Proc of the Conf on Design Automation and Test in Europe Euro Design and Automation Ass"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"1968","DOI":"10.1109\/TVLSI.2013.2280170","article-title":"Compact test generation with an Influence input measure for launch-on-capture transition fault testing","volume":"22","author":"dong","year":"2014","journal-title":"IEEE Trans on Very Large Scale Integration Systems"},{"key":"ref16","first-page":"445","article-title":"On N-detect pattern set optimization","author":"yu","year":"2006","journal-title":"Proc Int Symposium on Quality Electron Design"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488769"},{"key":"ref18","first-page":"215","article-title":"An implicit enumeration algorithm to generate tests for combinational logic circuits","volume":"100","author":"prabhakar","year":"1981","journal-title":"IEEE Transactions on Computers"},{"key":"ref4","first-page":"1031","article-title":"Impact of multiple-detect test patterns on product quality","author":"brady","year":"2003","journal-title":"Proc Int'l Test Conf"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966652"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"82","DOI":"10.1109\/MDT.2002.1003802","article-title":"Survey of low-power testing of VLSI circuits","volume":"19","author":"patrick","year":"2002","journal-title":"IEEE Design & Test of Computers"},{"key":"ref5","first-page":"139","article-title":"Timing-aware ATPG for high quality at-speed testing of small delay defects","author":"xijiang","year":"2006","journal-title":"Proc Asian Test Symp"},{"key":"ref8","article-title":"International technology roadmap for semiconductors (ITRS)","author":"linda","year":"2013","journal-title":"Semiconductor Industry Association"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.32"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743151"},{"key":"ref1","first-page":"663","article-title":"An experimental chip to evaluate test techniques: Experiment results","author":"siyad","year":"1995","journal-title":"Proc Int'l Test Conf"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"372","DOI":"10.1109\/43.833205","article-title":"On n-detection test sets and variable n-detection test sets for transition faults","volume":"19","author":"irith","year":"2000","journal-title":"IEEE Trans Comput -Aided Design Intergr Circuits Syst"}],"event":{"name":"2018 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2018,4,16]]},"location":"Hsinchu","end":{"date-parts":[[2018,4,19]]}},"container-title":["2018 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8370612\/8373223\/08373264.pdf?arnumber=8373264","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T05:53:54Z","timestamp":1643176434000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8373264\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2018.8373264","relation":{},"subject":[],"published":{"date-parts":[[2018,4]]}}}