{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:50:19Z","timestamp":1730303419440,"version":"3.28.0"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1109\/vlsi-dat.2018.8373266","type":"proceedings-article","created":{"date-parts":[[2018,6,7]],"date-time":"2018-06-07T19:36:08Z","timestamp":1528400168000},"page":"1-4","source":"Crossref","is-referenced-by-count":5,"title":["Hardware design of disparity computation for stereo vision using guided image filtering"],"prefix":"10.1109","author":[{"given":"Shen-Fu","family":"Hsiao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chih-Hsuan","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2506567"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2012.156"},{"key":"ref6","first-page":"1","article-title":"An Implementation Method of the Box Filter on FPGA","author":"wang","year":"2016","journal-title":"Proc Int Field Programmable Logic Appl (FPL)"},{"journal-title":"The Middlebury Computer Vision Pages","year":"0","key":"ref5"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2015.2397196"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2012.213"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1023\/A:1014573219977","article-title":"A taxonomy and evaluation of dense two-frame stereo correspondence algorithms","volume":"47","author":"scharstein","year":"2002","journal-title":"Int J Comput Vision"}],"event":{"name":"2018 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2018,4,16]]},"location":"Hsinchu","end":{"date-parts":[[2018,4,19]]}},"container-title":["2018 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8370612\/8373223\/08373266.pdf?arnumber=8373266","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T01:02:08Z","timestamp":1643158928000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8373266\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2018.8373266","relation":{},"subject":[],"published":{"date-parts":[[2018,4]]}}}