{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,16]],"date-time":"2026-05-16T15:02:24Z","timestamp":1778943744583,"version":"3.51.4"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1109\/vlsi-dat.2018.8373272","type":"proceedings-article","created":{"date-parts":[[2018,6,7]],"date-time":"2018-06-07T23:36:08Z","timestamp":1528414568000},"page":"1-4","source":"Crossref","is-referenced-by-count":13,"title":["A learning-based methodology for routability prediction in placement"],"prefix":"10.1109","author":[{"given":"Li-Chin","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chien-Chia","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yao-Lin","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hung-Ming","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717776"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974668"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ACQED.2015.7274019"},{"key":"ref13","first-page":"1","article-title":"Detailed routing violation prediction during placement using machine learning","author":"tabrizi","year":"2017","journal-title":"International Symposium on VLSI Design Automation and Test (VLSI-DAT)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3036669.3036681"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753259"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2872334.2872353"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1961189.1961199"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1002\/9781118646106"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228499"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429441"},{"key":"ref6","article-title":"Cadence","year":"0","journal-title":"Encounter User Guide Version 6 2"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2560519.2565877"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105307"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488922"},{"key":"ref2","first-page":"114","article-title":"Case study for placement solutions in ispdll and dac12 routability-driven placement contests","author":"liu","year":"2013","journal-title":"International Symposium on Physical Design"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1735023.1735028"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593181"}],"event":{"name":"2018 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","location":"Hsinchu","start":{"date-parts":[[2018,4,16]]},"end":{"date-parts":[[2018,4,19]]}},"container-title":["2018 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8370612\/8373223\/08373272.pdf?arnumber=8373272","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T05:46:45Z","timestamp":1643176005000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8373272\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2018.8373272","relation":{},"subject":[],"published":{"date-parts":[[2018,4]]}}}