{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:50:24Z","timestamp":1730303424462,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1109\/vlsi-dat.2019.8741531","type":"proceedings-article","created":{"date-parts":[[2019,6,21]],"date-time":"2019-06-21T02:19:04Z","timestamp":1561083544000},"page":"1-4","source":"Crossref","is-referenced-by-count":4,"title":["A Critical Evaluation of the Paradigm Shift in the Design of Logic Encryption Algorithms"],"prefix":"10.1109","author":[{"given":"Dominik","family":"Sisejkovic","sequence":"first","affiliation":[]},{"given":"Farhad","family":"Merchant","sequence":"additional","affiliation":[]},{"given":"Rainer","family":"Leupers","sequence":"additional","affiliation":[]},{"given":"Gerd","family":"Ascheid","sequence":"additional","affiliation":[]},{"given":"Volker","family":"Kiefer","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"696","article-title":"A humble theory and application for logic encryption","volume":"2017","author":"zhou","year":"2017","journal-title":"IACR Cryptology ePrint Archive"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203758"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2404876"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228377"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"ref15","first-page":"1","author":"xie","year":"2018","journal-title":"Anti-sat Mitigating sat attack on logic locking"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2740364"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-66787-4_10"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3133985"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/54.785838"},{"key":"ref4","first-page":"1","volume":"22","author":"xiao","year":"2016","journal-title":"Hardware Trojans Lessons Learned after One Decade of Research"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2332291"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1049\/el:20020143"},{"key":"ref5","first-page":"1","article-title":"Cir-cuit camouflage integration for hardware IP protection","author":"cocchi","year":"2014","journal-title":"2014 51st ACM\/EDAC\/IEEE DAC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2017.8203496"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"ref1","first-page":"71","article-title":"The high cost of upholding Moore's law","volume":"113","author":"mims","year":"2010","journal-title":"Technology Review"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"}],"event":{"name":"2019 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2019,4,22]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2019,4,25]]}},"container-title":["2019 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8734473\/8741402\/08741531.pdf?arnumber=8741531","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:20:49Z","timestamp":1657855249000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8741531\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2019.8741531","relation":{},"subject":[],"published":{"date-parts":[[2019,4]]}}}