{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,31]],"date-time":"2025-12-31T12:16:30Z","timestamp":1767183390630},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1109\/vlsi-dat.2019.8741764","type":"proceedings-article","created":{"date-parts":[[2019,6,21]],"date-time":"2019-06-21T02:19:04Z","timestamp":1561083544000},"page":"1-4","source":"Crossref","is-referenced-by-count":4,"title":["High-Performance NoC Simulation Acceleration Framework Employing the Xilinx DSP48E1 Blocks"],"prefix":"10.1109","author":[{"given":"B M","family":"Prabhu Prasad","sequence":"first","affiliation":[]},{"given":"Khyamling","family":"Parane","sequence":"additional","affiliation":[]},{"given":"Basavaraj","family":"Talawar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"On-Die Interconnects for Next Generation CMPs","author":"kundu","year":"2006","journal-title":"2006 Workshop on On- and Off-Chip Interconnection Networks for Multicore Systems"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICNC.2011.24"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2018.39"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7293956"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2015.378"},{"journal-title":"7 Series DSP48E1 Slice User Guide","year":"2018","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577317"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412128"},{"key":"ref9","first-page":"278","article-title":"The Turn Model for Adaptive Routing","author":"glass","year":"1992","journal-title":"ISCAS 1992"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2014.88"}],"event":{"name":"2019 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2019,4,22]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2019,4,25]]}},"container-title":["2019 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8734473\/8741402\/08741764.pdf?arnumber=8741764","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:07:20Z","timestamp":1657854440000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8741764\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2019.8741764","relation":{},"subject":[],"published":{"date-parts":[[2019,4]]}}}