{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,10]],"date-time":"2026-02-10T20:00:41Z","timestamp":1770753641750,"version":"3.50.0"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1109\/vlsi-dat.2019.8741835","type":"proceedings-article","created":{"date-parts":[[2019,6,20]],"date-time":"2019-06-20T22:19:04Z","timestamp":1561069144000},"page":"1-4","source":"Crossref","is-referenced-by-count":8,"title":["A High Performance, Low Energy, Compact Masked 128-Bit AES in 22nm CMOS Technology"],"prefix":"10.1109","author":[{"given":"Yuan-Hsi","family":"Chou","sequence":"first","affiliation":[]},{"given":"Shih-Lien L.","family":"Lu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-011-0006-y"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-48405-1_25","article-title":"Differential Power Analysis","volume":"1666","author":"kocher","year":"1999","journal-title":"Lecture Notes in Computer Science Proc CRYPTP"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.51"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2012.6466685"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231274"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30564-4_5"},{"key":"ref12","author":"fegran","year":"2015","journal-title":"DPA-Resistant ASIC Implementation of AES"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977309"},{"key":"ref7","author":"edwin","year":"2007","journal-title":"Practical Implementation of Rijndael S-Box Using Combinational Logic"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-68697-5_9"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746316"},{"key":"ref1","article-title":"Announcing the ADVANCED ENCRYPTION STANDARD (AES)","year":"2001","journal-title":"Federal Information Processing Standards Publication 197"}],"event":{"name":"2019 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","location":"Hsinchu, Taiwan","start":{"date-parts":[[2019,4,22]]},"end":{"date-parts":[[2019,4,25]]}},"container-title":["2019 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8734473\/8741402\/08741835.pdf?arnumber=8741835","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,14]],"date-time":"2022-07-14T23:07:21Z","timestamp":1657840041000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8741835\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2019.8741835","relation":{},"subject":[],"published":{"date-parts":[[2019,4]]}}}