{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T06:33:24Z","timestamp":1725777204385},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1109\/vlsi-dat.2019.8741845","type":"proceedings-article","created":{"date-parts":[[2019,6,21]],"date-time":"2019-06-21T02:19:04Z","timestamp":1561083544000},"page":"1-4","source":"Crossref","is-referenced-by-count":4,"title":["Design of an Adaptive and Reliable Network on Chip Router Architecture Using FPGA"],"prefix":"10.1109","author":[{"given":"Khyamling","family":"Parane","sequence":"first","affiliation":[]},{"given":"B. M","family":"Prabhu Prasad","sequence":"additional","affiliation":[]},{"given":"Basavaraj","family":"Talawar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1150019.1136487"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598108"},{"key":"ref6","first-page":"0","author":"dally","year":"0","journal-title":"Route Packets Not Wires On-Chip Interconnection Networks"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2014.39"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.15"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2506571"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630119"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2016.10.016"}],"event":{"name":"2019 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2019,4,22]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2019,4,25]]}},"container-title":["2019 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8734473\/8741402\/08741845.pdf?arnumber=8741845","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:20:49Z","timestamp":1657855249000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8741845\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2019.8741845","relation":{},"subject":[],"published":{"date-parts":[[2019,4]]}}}