{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T03:03:44Z","timestamp":1725591824379},"reference-count":3,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1109\/vlsi-dat.2019.8741930","type":"proceedings-article","created":{"date-parts":[[2019,6,21]],"date-time":"2019-06-21T02:19:04Z","timestamp":1561083544000},"page":"1-2","source":"Crossref","is-referenced-by-count":1,"title":["Clocking for HPC Design: Challenges and Experience Sharing"],"prefix":"10.1109","author":[{"given":"Yih-Chih","family":"Chou","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chien-Cheng","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cheng-Hong","family":"Tsai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref3","first-page":"171","article-title":"Design and optimization of multiple-mesh clock network","author":"jung","year":"2014","journal-title":"Proc of the 19th International Conference on VLSI and System-on-Chip"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429536"},{"key":"ref1","article-title":"Introduction to Multisource Clock Tree Systems","author":"toyama","year":"2012","journal-title":"ElectronicDesign"}],"event":{"name":"2019 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2019,4,22]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2019,4,25]]}},"container-title":["2019 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8734473\/8741402\/08741930.pdf?arnumber=8741930","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:07:20Z","timestamp":1657854440000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8741930\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4]]},"references-count":3,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2019.8741930","relation":{},"subject":[],"published":{"date-parts":[[2019,4]]}}}