{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T16:31:38Z","timestamp":1764174698032},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1109\/vlsi-dat.2019.8742044","type":"proceedings-article","created":{"date-parts":[[2019,6,20]],"date-time":"2019-06-20T22:19:04Z","timestamp":1561069144000},"page":"1-2","source":"Crossref","is-referenced-by-count":6,"title":["Cases for Analog Mixed Signal Computing Integrated Circuits for Deep Neural Networks"],"prefix":"10.1109","author":[{"given":"Mingoo","family":"Seok","sequence":"first","affiliation":[]},{"given":"Minhao","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Zhewei","family":"Jiang","sequence":"additional","affiliation":[]},{"given":"Aurel A.","family":"Lazar","sequence":"additional","affiliation":[]},{"given":"Jae-Sun","family":"Seo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2740269"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870403"},{"key":"ref12","article-title":"0.5V-VIN, 165-mA\/mm2 Fully-Integrated Digital LDO based on Event-Driven Self-Triggering Control","author":"kim","year":"2018","journal-title":"IEEE Symposium on VLSI Circuits (VLSIC)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2017.8009169"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICDSP.2018.8631831"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124550"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310326"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870352"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510687"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2894360"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.1145\/3007787.3001197","article-title":"Evaluation of an Analog Accelerator","author":"huang","year":"2016","journal-title":"IEEE International Symposium on Computer Architecture (ISCA)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2543729"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.858618"}],"event":{"name":"2019 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2019,4,22]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2019,4,25]]}},"container-title":["2019 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8734473\/8741402\/08742044.pdf?arnumber=8742044","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,14]],"date-time":"2022-07-14T23:07:20Z","timestamp":1657840040000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8742044\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2019.8742044","relation":{},"subject":[],"published":{"date-parts":[[2019,4]]}}}