{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,11]],"date-time":"2024-09-11T05:55:00Z","timestamp":1726034100727},"reference-count":4,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,8]]},"DOI":"10.1109\/vlsi-dat49148.2020.9196262","type":"proceedings-article","created":{"date-parts":[[2020,9,15]],"date-time":"2020-09-15T17:36:04Z","timestamp":1600191364000},"page":"1-2","source":"Crossref","is-referenced-by-count":4,"title":["A Millimeter-Wave Frequency Synthesizer for 60 GHz Wireless Interconnect"],"prefix":"10.1109","author":[{"given":"Yong-Yu","family":"Lin","sequence":"first","affiliation":[]},{"given":"Fan-ta","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Wei-Zen","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"366","article-title":"A 42 mW 230fs-Jitter Sub-Sampling 60GHz PLL in 40nm CMOS","author":"szortyka","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2143950"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008474"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032723"}],"event":{"name":"2020 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2020,8,10]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2020,8,13]]}},"container-title":["2020 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9189776\/9196212\/09196262.pdf?arnumber=9196262","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,30]],"date-time":"2022-06-30T11:17:09Z","timestamp":1656587829000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9196262\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,8]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat49148.2020.9196262","relation":{},"subject":[],"published":{"date-parts":[[2020,8]]}}}