{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,14]],"date-time":"2025-07-14T02:49:49Z","timestamp":1752461389311},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,8]]},"DOI":"10.1109\/vlsi-dat49148.2020.9196335","type":"proceedings-article","created":{"date-parts":[[2020,9,15]],"date-time":"2020-09-15T21:36:04Z","timestamp":1600205764000},"page":"1-3","source":"Crossref","is-referenced-by-count":7,"title":["Fault-Tolerance Mechanism Analysis on NVDLA-Based Design Using Open Neural Network Compiler and Quantization Calibrator"],"prefix":"10.1109","author":[{"given":"Shu-Ming","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luba","family":"Tang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ning-Chi","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Der-Yu","family":"Tsai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ming-Xue","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kai-Chiang","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"ONNC open source project release v1 0","year":"2020","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS.2019.8771510"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714949"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT.2019.8741855"},{"journal-title":"NVDLA deep learning accelerator","year":"2017","key":"ref1"}],"event":{"name":"2020 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2020,8,10]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2020,8,13]]}},"container-title":["2020 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9189776\/9196212\/09196335.pdf?arnumber=9196335","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,30]],"date-time":"2022-06-30T15:17:09Z","timestamp":1656602229000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9196335\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,8]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat49148.2020.9196335","relation":{},"subject":[],"published":{"date-parts":[[2020,8]]}}}