{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T08:26:39Z","timestamp":1760171199392},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,8]]},"DOI":"10.1109\/vlsi-dat49148.2020.9196464","type":"proceedings-article","created":{"date-parts":[[2020,9,15]],"date-time":"2020-09-15T21:36:04Z","timestamp":1600205764000},"page":"1-2","source":"Crossref","is-referenced-by-count":12,"title":["Automatic Floorplanning for AI SoCs"],"prefix":"10.1109","author":[{"given":"Tai-Chen","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pei-Yu","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tung-Chieh","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/TCAD.2017.2712665"},{"key":"ref3","article-title":"The deep learning revolution and its implications for computer architecture and chip design","author":"dean","year":"2020","journal-title":"ISSCC"},{"key":"ref6","first-page":"117","article-title":"DREAM-Place: Deep learning toolkit-enabled GPU acceleration for modern VLSI placement","author":"lin","year":"2019","journal-title":"DAC"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/ASPDAC.2018.8297301"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1145\/3287624.3287677"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/ICCAD.2017.8203818"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/ICCAD.2017.8203819"}],"event":{"name":"2020 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2020,8,10]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2020,8,13]]}},"container-title":["2020 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9189776\/9196212\/09196464.pdf?arnumber=9196464","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,30]],"date-time":"2022-06-30T15:17:09Z","timestamp":1656602229000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9196464\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,8]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat49148.2020.9196464","relation":{},"subject":[],"published":{"date-parts":[[2020,8]]}}}