{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,20]],"date-time":"2025-11-20T18:45:45Z","timestamp":1763664345417,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,8]]},"DOI":"10.1109\/vlsi-dat49148.2020.9196477","type":"proceedings-article","created":{"date-parts":[[2020,9,15]],"date-time":"2020-09-15T17:36:04Z","timestamp":1600191364000},"page":"1-4","source":"Crossref","is-referenced-by-count":8,"title":["Experiments and optimizations for TVM on RISC-V Architectures with P Extension"],"prefix":"10.1109","author":[{"given":"Yi-Ru","family":"Chen","sequence":"first","affiliation":[]},{"given":"Hui-Hsin","family":"Liao","sequence":"additional","affiliation":[]},{"given":"Chia-Hsuan","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Che-Chia","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Chao-Lin","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Yuan-Ming","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Chun-Chieh","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Jenq-Kuen","family":"Lee","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/CVPR.2009.5206848"},{"key":"ref11","article-title":"Mobilenets: Efficient convolutional neural networks for mobile vision applications","author":"howard","year":"2017","journal-title":"arXiv preprint arXiv 1704 04861"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/CVPR.2018.00286"},{"key":"ref13","article-title":"Efficient execution of quantized deep learning models: A compiler approach","author":"jain","year":"2020","journal-title":"arXiv preprint arXiv 2006 10226"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1145\/3339186.3339193"},{"key":"ref15","article-title":"Experiments and ai model validations for neo\/tvm on risc-v architectures with simd","author":"lu","year":"2019","journal-title":"RISC-V Summit"},{"key":"ref16","article-title":"Enabling tvm on risc-v architectures with simd instructions","author":"lu","year":"2019","journal-title":"RISC-V Workshop in Taiwan"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1145\/2499370.2462176"},{"key":"ref18","volume":"3","author":"rodriguez","year":"2018","journal-title":"Lower numerical precision Deep Learning inference and training"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1145\/3211346.3211348"},{"year":"2020","key":"ref4"},{"year":"2020","key":"ref3"},{"year":"2020","key":"ref6"},{"year":"2020","key":"ref5"},{"year":"2018","author":"chen","journal-title":"TVM An automated end-to-end optimizing compiler for deep learning","key":"ref8"},{"year":"2020","key":"ref7"},{"year":"2020","key":"ref2"},{"year":"2020","journal-title":"Intel VNNI instruction","key":"ref1"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1007\/978-3-319-11179-7_36"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/CVPR.2016.308"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/CVPR.2016.521"}],"event":{"name":"2020 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2020,8,10]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2020,8,13]]}},"container-title":["2020 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9189776\/9196212\/09196477.pdf?arnumber=9196477","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,30]],"date-time":"2022-06-30T11:17:09Z","timestamp":1656587829000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9196477\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,8]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat49148.2020.9196477","relation":{},"subject":[],"published":{"date-parts":[[2020,8]]}}}