{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,4]],"date-time":"2026-04-04T18:11:35Z","timestamp":1775326295831,"version":"3.50.1"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,4,19]],"date-time":"2021-04-19T00:00:00Z","timestamp":1618790400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,4,19]],"date-time":"2021-04-19T00:00:00Z","timestamp":1618790400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,4,19]]},"DOI":"10.1109\/vlsi-dat52063.2021.9427327","type":"proceedings-article","created":{"date-parts":[[2021,5,12]],"date-time":"2021-05-12T16:07:35Z","timestamp":1620835655000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Design of 2xVDD-Tolerant Power-Rail ESD Clamp Circuit Against False Trigger During Fast Power-ON Events"],"prefix":"10.1109","author":[{"given":"Han-Sheng","family":"Huang","sequence":"first","affiliation":[{"name":"National Chiao-Tung University,Institute of Electronics,Hsinchu,Taiwan"}]},{"given":"Ming-Dou","family":"Ker","sequence":"additional","affiliation":[{"name":"National Chiao-Tung University,Institute of Electronics,Hsinchu,Taiwan"}]}],"member":"263","reference":[{"key":"ref4","article-title":"Electrostatic discharge clamp compatible with a fast ramping supply","author":"hyvonen","year":"2016","journal-title":"U S Patent 9 368 956"},{"key":"ref3","article-title":"ESD clamp adjustment","author":"soldner","year":"2013","journal-title":"U S Patent 8 531 807"},{"key":"ref6","first-page":"546","article-title":"ESD protection for mixed-voltage I\/O in low-voltage thin-oxide CMOS","author":"ker","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2789819"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.913746"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.920972"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.856040"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2244351"}],"event":{"name":"2021 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","location":"Hsinchu, Taiwan","start":{"date-parts":[[2021,4,19]]},"end":{"date-parts":[[2021,4,22]]}},"container-title":["2021 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9427295\/9427308\/09427327.pdf?arnumber=9427327","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,2]],"date-time":"2022-08-02T19:59:53Z","timestamp":1659470393000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9427327\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4,19]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat52063.2021.9427327","relation":{},"subject":[],"published":{"date-parts":[[2021,4,19]]}}}