{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,26]],"date-time":"2026-03-26T22:06:29Z","timestamp":1774562789943,"version":"3.50.1"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,4,19]],"date-time":"2021-04-19T00:00:00Z","timestamp":1618790400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,4,19]],"date-time":"2021-04-19T00:00:00Z","timestamp":1618790400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,4,19]]},"DOI":"10.1109\/vlsi-dat52063.2021.9427338","type":"proceedings-article","created":{"date-parts":[[2021,5,12]],"date-time":"2021-05-12T20:07:35Z","timestamp":1620850055000},"page":"1-4","source":"Crossref","is-referenced-by-count":12,"title":["Chip Performance Prediction Using Machine Learning Techniques"],"prefix":"10.1109","author":[{"given":"Min-Yan","family":"Su","sequence":"first","affiliation":[{"name":"National Taiwan University,Graduate Institute of Electronics Engineering,Taipei,Taiwan,106"}]},{"given":"Wei-Chen","family":"Lin","sequence":"additional","affiliation":[{"name":"National Taiwan University,Graduate Institute of Electronics Engineering,Taipei,Taiwan,106"}]},{"given":"Yen-Ting","family":"Kuo","sequence":"additional","affiliation":[{"name":"National Taiwan University,Graduate Institute of Electronics Engineering,Taipei,Taiwan,106"}]},{"given":"Chien-Mo","family":"Li","sequence":"additional","affiliation":[{"name":"National Taiwan University,Graduate Institute of Electronics Engineering,Taipei,Taiwan,106"}]},{"given":"Eric Jia-Wei","family":"Fang","sequence":"additional","affiliation":[{"name":"MediaTek Inc.,Hsinchu,Taiwan,300"}]},{"given":"Sung S.-Y.","family":"Hsueh","sequence":"additional","affiliation":[{"name":"MediaTek Inc.,Hsinchu,Taiwan,300"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ITC-Asia.2018.00016"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2939672.2939785"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681644"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2742080"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894231"},{"key":"ref8","article-title":"International Technology Roadmap for Semiconductors","year":"2005"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2007.913186"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-016-0698-0"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"}],"event":{"name":"2021 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","location":"Hsinchu, Taiwan","start":{"date-parts":[[2021,4,19]]},"end":{"date-parts":[[2021,4,22]]}},"container-title":["2021 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9427295\/9427308\/09427338.pdf?arnumber=9427338","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,2]],"date-time":"2022-08-02T23:59:51Z","timestamp":1659484791000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9427338\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4,19]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat52063.2021.9427338","relation":{},"subject":[],"published":{"date-parts":[[2021,4,19]]}}}