{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T00:05:17Z","timestamp":1725581117089},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,4,19]],"date-time":"2021-04-19T00:00:00Z","timestamp":1618790400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,4,19]],"date-time":"2021-04-19T00:00:00Z","timestamp":1618790400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,4,19]]},"DOI":"10.1109\/vlsi-dat52063.2021.9427357","type":"proceedings-article","created":{"date-parts":[[2021,5,12]],"date-time":"2021-05-12T20:07:35Z","timestamp":1620850055000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["A Digital Phase-Locked Loop With Background Supply Noise Cancellation"],"prefix":"10.1109","author":[{"given":"Yen-Min","family":"Tseng","sequence":"first","affiliation":[{"name":"National Taiwan University,Graduate Institute of Electronics Engineering,Department of Electrical Engineering,Taipei,Taiwan"}]},{"given":"Yu-Chi","family":"Yen","sequence":"additional","affiliation":[{"name":"National Taiwan University,Graduate Institute of Electronics Engineering,Department of Electrical Engineering,Taipei,Taiwan"}]},{"given":"Shen-Iuan","family":"Liu","sequence":"additional","affiliation":[{"name":"National Taiwan University,Graduate Institute of Electronics Engineering,Department of Electrical Engineering,Taipei,Taiwan"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2162912"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757430"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818300"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2776313"},{"key":"ref5","first-page":"1","article-title":"0.5-V input digital LDO with 98.7% current efficiency and 2.7-?A quiescent current in 65nm CMOS","author":"okuma","year":"2010","journal-title":"IEEE Custom Integrated Circuit Conference (CICC)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2193517"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2769721"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892194"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2025406"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.862347"}],"event":{"name":"2021 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2021,4,19]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2021,4,22]]}},"container-title":["2021 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9427295\/9427308\/09427357.pdf?arnumber=9427357","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,3]],"date-time":"2022-06-03T19:49:02Z","timestamp":1654285742000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9427357\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4,19]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat52063.2021.9427357","relation":{},"subject":[],"published":{"date-parts":[[2021,4,19]]}}}