{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:18:30Z","timestamp":1740100710319,"version":"3.37.3"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,4,18]],"date-time":"2022-04-18T00:00:00Z","timestamp":1650240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,4,18]],"date-time":"2022-04-18T00:00:00Z","timestamp":1650240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada (NSERC)","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000196","name":"Canada Foundation for Innovation (CFI)","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000196","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,4,18]]},"DOI":"10.1109\/vlsi-dat54769.2022.9768049","type":"proceedings-article","created":{"date-parts":[[2022,5,9]],"date-time":"2022-05-09T20:04:50Z","timestamp":1652126690000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["Robust CNFET Circuit Sizing Optimization"],"prefix":"10.1109","author":[{"given":"Zahra","family":"Heshmatpour","sequence":"first","affiliation":[{"name":"Memorial University of Newfoundland,Department of Electrical Engineering,St.john's,Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lihong","family":"Zhang","sequence":"additional","affiliation":[{"name":"Memorial University of Newfoundland,Department of Electrical Engineering,St.john's,Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Howard M.","family":"Heys","sequence":"additional","affiliation":[{"name":"Memorial University of Newfoundland,Department of Electrical Engineering,St.john's,Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169102"},{"key":"ref11","first-page":"293","article-title":"A performance-constrained template-based layout retargeting algorithm for analog integrated circuits","author":"liu","year":"2010","journal-title":"Proc IEEE\/ACM 15th Asia and South Pacific Design Automation Conference"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840013"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2459041"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9181149"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271714"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-019-01492-0"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2014.11.011"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2626437"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2976734"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662377"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea11020021"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2015.7175680"},{"key":"ref2","first-page":"3034","article-title":"VLSI circuit layout","volume":"5","author":"zhang","year":"2009","journal-title":"Wiley Encyclopedia of Computer Science and Engineering"},{"key":"ref1","first-page":"17","article-title":"Analog integrated circuit sizing and layout dependent effects: a review","volume":"3","author":"liao","year":"2014","journal-title":"Solid State Electronics Microelectronic Journal"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3236624"}],"event":{"name":"2022 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2022,4,18]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2022,4,21]]}},"container-title":["2022 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9768045\/9768046\/09768049.pdf?arnumber=9768049","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,20]],"date-time":"2022-06-20T21:11:48Z","timestamp":1655759508000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9768049\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4,18]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat54769.2022.9768049","relation":{},"subject":[],"published":{"date-parts":[[2022,4,18]]}}}