{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:18:31Z","timestamp":1740100711130,"version":"3.37.3"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,4,18]],"date-time":"2022-04-18T00:00:00Z","timestamp":1650240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,4,18]],"date-time":"2022-04-18T00:00:00Z","timestamp":1650240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","award":["MOST 108-2628-E-009-007-MY3"],"award-info":[{"award-number":["MOST 108-2628-E-009-007-MY3"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,4,18]]},"DOI":"10.1109\/vlsi-dat54769.2022.9768057","type":"proceedings-article","created":{"date-parts":[[2022,5,9]],"date-time":"2022-05-09T20:04:50Z","timestamp":1652126690000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Distributed Sorting Architecture on Multiple FPGA"],"prefix":"10.1109","author":[{"given":"Yi-Da","family":"Hsin","sequence":"first","affiliation":[{"name":"Institute of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan"}]},{"given":"Yen-Shi","family":"Kuo","sequence":"additional","affiliation":[{"name":"Institute of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan"}]},{"given":"Bo-Cheng","family":"Lai","sequence":"additional","affiliation":[{"name":"Institute of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan"}]}],"member":"263","reference":[{"journal-title":"Gpu vs fpga performance comparision","year":"0","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2017.19"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2017.53"},{"journal-title":"SystemC","year":"0","key":"ref13"},{"journal-title":"mt19937 _64","year":"0","key":"ref14"},{"journal-title":"gensort Data Generator","year":"0","key":"ref15"},{"journal-title":"Sort Benchmark Home Page","year":"0","author":"nyberg","key":"ref4"},{"journal-title":"Sorting","year":"0","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00033"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2020.2993040"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00030"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.2016EDP7383"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/s00778-019-00581-w"},{"journal-title":"Volume of data\/ information created captured copied and consumed worldwide from 2010 to 2025","year":"2021","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2016.34"}],"event":{"name":"2022 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2022,4,18]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2022,4,21]]}},"container-title":["2022 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9768045\/9768046\/09768057.pdf?arnumber=9768057","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,20]],"date-time":"2022-06-20T21:11:51Z","timestamp":1655759511000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9768057\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4,18]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat54769.2022.9768057","relation":{},"subject":[],"published":{"date-parts":[[2022,4,18]]}}}