{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:18:30Z","timestamp":1740100710402,"version":"3.37.3"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,4,18]],"date-time":"2022-04-18T00:00:00Z","timestamp":1650240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,4,18]],"date-time":"2022-04-18T00:00:00Z","timestamp":1650240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","award":["110-2622-8-009-018-SB,109-2224-E-009-005-,110-2224-E-A49-004-"],"award-info":[{"award-number":["110-2622-8-009-018-SB,109-2224-E-009-005-,110-2224-E-A49-004-"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,4,18]]},"DOI":"10.1109\/vlsi-dat54769.2022.9768058","type":"proceedings-article","created":{"date-parts":[[2022,5,9]],"date-time":"2022-05-09T20:04:50Z","timestamp":1652126690000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["An 1-bit by 1-bit High Parallelism In-RRAM Macro with Co-Training Mechanism for DCNN Applications"],"prefix":"10.1109","author":[{"given":"Chi","family":"Liu","sequence":"first","affiliation":[{"name":"Inst. of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shao- Tzu","family":"Li","sequence":"additional","affiliation":[{"name":"Inst. of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tong-Lin","family":"Pan","sequence":"additional","affiliation":[{"name":"Inst. of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cheng-En","family":"Ni","sequence":"additional","affiliation":[{"name":"Inst. of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yun","family":"Sung","sequence":"additional","affiliation":[{"name":"Inst. of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chia-Lin","family":"Hu","sequence":"additional","affiliation":[{"name":"Inst. of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kang-Yu","family":"Chang","sequence":"additional","affiliation":[{"name":"Inst. of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tuo-Hung","family":"Hou","sequence":"additional","affiliation":[{"name":"Inst. of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tian-Sheuan","family":"Chang","sequence":"additional","affiliation":[{"name":"Inst. of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shyh-Jye","family":"Jou","sequence":"additional","affiliation":[{"name":"Inst. of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310392"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT52063.2021.9427349"},{"key":"ref6","first-page":"1184","article-title":"An Improved ConSvolution Neural Network for Object Detection Using YOLOv2","author":"enzeng","year":"2018","journal-title":"IEEE International Conference on Mechatronics and Automation"},{"key":"ref5","first-page":"9","article-title":"A 1.4Mb 40-nm embedded ReRAM macro with 0.07um2 bit cell, 2.7mA\/100MHz low-power read and hybrid write verify for high endurance application","author":"lee","year":"2017","journal-title":"IEEE Asian Solid-State Circuits Conference"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510676"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662395"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"ref9","first-page":"404","article-title":"A 40nm 64Kb 56.67 TOPS\/W Read-Disturb- Tolerant Compute-in-Memory\/Digital RRAM Macro with Active-Feedback-Based Read and In-Situ Write Verification","author":"yoon","year":"2021","journal-title":"IEEE International Solid State Circuits Conference"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/s13244-018-0639-9"}],"event":{"name":"2022 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2022,4,18]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2022,4,21]]}},"container-title":["2022 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9768045\/9768046\/09768058.pdf?arnumber=9768058","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,20]],"date-time":"2022-06-20T21:11:55Z","timestamp":1655759515000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9768058\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4,18]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat54769.2022.9768058","relation":{},"subject":[],"published":{"date-parts":[[2022,4,18]]}}}