{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,7]],"date-time":"2025-08-07T09:23:06Z","timestamp":1754558586045,"version":"3.37.3"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,4,18]],"date-time":"2022-04-18T00:00:00Z","timestamp":1650240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,4,18]],"date-time":"2022-04-18T00:00:00Z","timestamp":1650240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100006477","name":"National Taiwan University","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100006477","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taipei, Taiwan","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,4,18]]},"DOI":"10.1109\/vlsi-dat54769.2022.9768066","type":"proceedings-article","created":{"date-parts":[[2022,5,9]],"date-time":"2022-05-09T20:04:50Z","timestamp":1652126690000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["An Adaptive Digital PLL Based on BBPFD Transition Probability"],"prefix":"10.1109","author":[{"given":"Zhi-Heng","family":"Kang","sequence":"first","affiliation":[{"name":"Graduate Institute of Electronics Engineering, National Taiwan University,Department of Electrical Engineering,Taipei,Taiwan"}]},{"given":"Yu-Chi","family":"Yen","sequence":"additional","affiliation":[{"name":"Graduate Institute of Electronics Engineering, National Taiwan University,Department of Electrical Engineering,Taipei,Taiwan"}]},{"given":"Guan-Yu","family":"Su","sequence":"additional","affiliation":[{"name":"Graduate Institute of Electronics Engineering, National Taiwan University,Department of Electrical Engineering,Taipei,Taiwan"}]},{"given":"Shen-Iuan","family":"Liu","sequence":"additional","affiliation":[{"name":"Graduate Institute of Electronics Engineering, National Taiwan University,Department of Electrical Engineering,Taipei,Taiwan"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2435691"},{"journal-title":"Introduction to Probability","year":"2008","author":"bertsekas","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2918940"},{"key":"ref13","first-page":"266","article-title":"A-240dB-FoM jitter and ?115dBc\/Hz PN @ 100kHz, 7.7GHz ring-DCO-based digital PLL using P\/I-gain co-optimization and sequence-rearranged optimally spaced TDC for flicker-noise reduction","author":"lee","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT52063.2021.9427319"},{"key":"ref15","first-page":"412","article-title":"A 15mW 3.125GHz PLL for serial backplane transceivers in 0.13 mm CMOS","author":"parker","year":"2005","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"117","DOI":"10.1109\/TCSII.2008.2010189","article-title":"Jitter analysis and a benchmarking figure-of-merit for phase-locked loops","volume":"56","author":"gao","year":"2009","journal-title":"IEEE Trans Circuits Syst II Express Briefs"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2268514"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2582854"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2866454"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.925948"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2558664"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2015.7387450"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917405"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2027507"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2519391"}],"event":{"name":"2022 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2022,4,18]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2022,4,21]]}},"container-title":["2022 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9768045\/9768046\/09768066.pdf?arnumber=9768066","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,5]],"date-time":"2022-08-05T00:39:00Z","timestamp":1659659940000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9768066\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4,18]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat54769.2022.9768066","relation":{},"subject":[],"published":{"date-parts":[[2022,4,18]]}}}