{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:04:07Z","timestamp":1761581047573,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1109\/vlsi-soc.2012.6379001","type":"proceedings-article","created":{"date-parts":[[2012,12,18]],"date-time":"2012-12-18T21:55:47Z","timestamp":1355867747000},"page":"30-35","source":"Crossref","is-referenced-by-count":2,"title":["3D-LIN: A configurable low-latency interconnect for multi-core clusters with 3D stacked L1 memory"],"prefix":"10.1109","author":[{"given":"Giulia","family":"Beanato","sequence":"first","affiliation":[]},{"given":"Igor","family":"Loi","sequence":"additional","affiliation":[]},{"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[]},{"given":"Yusuf","family":"Leblebici","sequence":"additional","affiliation":[]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2010.2101910"},{"journal-title":"Design Compiler User Guide","year":"2011","key":"13"},{"key":"14","first-page":"148","article-title":"Design issues and considerations for low-cost 3d tsv ic technology","author":"van der plas","year":"0","journal-title":"Solid-State Circuits Conference Digest of Technical Papers (ISSCC) 2010 IEEE International Feb 2010"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798261"},{"key":"12","first-page":"69","article-title":"Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs","author":"mishra","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1941487.1941507"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378787"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416628"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2010.60"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763085"},{"journal-title":"The Hypercore Architecture","year":"2010","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2006.6"},{"key":"9","doi-asserted-by":"crossref","first-page":"453","DOI":"10.1145\/1394608.1382159","article-title":"3d-stacked memory architectures for multi-core processors","volume":"36","author":"loh","year":"2008","journal-title":"SIGARCH Comput Archit News"},{"key":"8","doi-asserted-by":"crossref","first-page":"130","DOI":"10.1145\/1150019.1136497","article-title":"Design and management of 3d chip multiprocessors using network-in-memory","volume":"34","author":"li","year":"2006","journal-title":"SIGARCH Comput Archit News"}],"event":{"name":"2012 IEEE\/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)","start":{"date-parts":[[2012,10,7]]},"location":"Santa Cruz, CA, USA","end":{"date-parts":[[2012,10,10]]}},"container-title":["2012 IEEE\/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)"],"original-title":[],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T15:26:58Z","timestamp":1602689218000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6379001"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2012.6379001","relation":{},"subject":[],"published":{"date-parts":[[2012,10]]}}}