{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T02:13:12Z","timestamp":1725415992054},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1109\/vlsi-soc.2012.6379008","type":"proceedings-article","created":{"date-parts":[[2012,12,18]],"date-time":"2012-12-18T21:55:47Z","timestamp":1355867747000},"page":"71-75","source":"Crossref","is-referenced-by-count":5,"title":["Turbo decoder design for high code rates"],"prefix":"10.1109","author":[{"given":"Christian","family":"Benkeser","sequence":"first","affiliation":[]},{"given":"Christoph","family":"Roth","sequence":"additional","affiliation":[]},{"given":"Qiuting","family":"Huang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Design of Analog CMOS Integrated Circuits","year":"2002","author":"razavi","key":"13"},{"key":"11","first-page":"288","article-title":"a 188-size 2.1mm<sup>2<\/sup> reconfigurable turbo decoder chip with parallel architecture for 3gpp lte system","author":"wong","year":"2009","journal-title":"2009 Symposium on VLSI Circuits VLSIC"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2075390"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007166"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/VETECS.2004.1388982"},{"journal-title":"3GPP Tech Spec Group GSM\/EDGE Radio Access Network Channel Coding","year":"2009","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2010.5548579"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.1993.397441"},{"key":"6","first-page":"387","article-title":"State vector reduction for initialization of sliding windows MAP","author":"dielissen","year":"0","journal-title":"Symp Turbo Codes Sep 2000"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2010.07.001"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCS.2010.5686499"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/25.901892"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1974.1055186"}],"event":{"name":"2012 IEEE\/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)","start":{"date-parts":[[2012,10,7]]},"location":"Santa Cruz, CA, USA","end":{"date-parts":[[2012,10,10]]}},"container-title":["2012 IEEE\/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)"],"original-title":[],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T15:26:27Z","timestamp":1602689187000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6379008"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2012.6379008","relation":{},"subject":[],"published":{"date-parts":[[2012,10]]}}}