{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:50:18Z","timestamp":1729633818077,"version":"3.28.0"},"reference-count":33,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1109\/vlsi-soc.2012.6379010","type":"proceedings-article","created":{"date-parts":[[2012,12,18]],"date-time":"2012-12-18T21:55:47Z","timestamp":1355867747000},"page":"82-87","source":"Crossref","is-referenced-by-count":3,"title":["Mapping of image and network processing tasks on high-throughput CMOL FPGA circuits"],"prefix":"10.1109","author":[{"given":"Advait","family":"Madhavan","sequence":"first","affiliation":[]},{"given":"Dmitri B.","family":"Strukov","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2004.1339503"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.818327"},{"key":"18","first-page":"865","article-title":"All-NDR crossbar circuits","author":"strukov","year":"0","journal-title":"Proc Nano'11 Portland OR August 2011"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2012.6379010"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1084748.1084750"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937446"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065820"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/16\/6\/045"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2011.5941476"},{"key":"12","first-page":"65","article-title":"Using OxRRAM memories for improving communicatios of reconfigurable FPGA architectures","author":"onkaraiah","year":"0","journal-title":"Proc NanoArch'11 San Diego CA June 2011"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1038\/nature08940"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2009.5226362"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2158253"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2011.5963948"},{"key":"24","first-page":"9","article-title":"Hybrid CMOS\/nanodevice circuits with tightly integrated memory and logic functionality","volume":"2","author":"strukov","year":"2011","journal-title":"Proc Nanotech'11"},{"key":"25","first-page":"213","article-title":"CMOL FPGA circuits","author":"strukov","year":"0","journal-title":"Proc CDES'06 Las Vegas NV June 2006"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2007.907841"},{"key":"27","article-title":"Configurable CMOS\/memristor threshold gate","author":"gao","year":"2012","journal-title":"IEEE Trans Nanotechnology"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1145\/1331331.1331345"},{"journal-title":"Reconfigurabte Computing The Theory and Practice of FPGA-based Computation","year":"2008","author":"hauck","key":"29"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1557\/mrs.2011.356"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1557\/mrs.2012.5"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/18\/3\/035204"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1557\/mrs.2012.2"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968312"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1073\/pnas.0906949106"},{"key":"6","doi-asserted-by":"crossref","first-page":"447","DOI":"10.1007\/3-540-31514-4_17","article-title":"CMOL: Devices, circuits, and architectures","volume":"680","author":"likharev","year":"2006","journal-title":"Lecture Notes in Physics"},{"key":"32","doi-asserted-by":"crossref","first-page":"835","DOI":"10.1364\/AO.39.000835","article-title":"Focal-plane processing architectures for real-time hyperspectral image processing","volume":"39","author":"chai","year":"2000","journal-title":"Appl Optics"},{"key":"5","article-title":"10x10 nm2Hf\/HfOx crossbar resistive RAM with excellent performance, reliability and low-energy operation","author":"govoreanu","year":"2011","journal-title":"Proc IEDM"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1996.564749"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201103379"},{"key":"9","doi-asserted-by":"crossref","first-page":"3640","DOI":"10.1021\/nl901874j","article-title":"Memristor-CMOS hybrid integrated circuits for reconfigurable logic","volume":"9","author":"xia","year":"2009","journal-title":"Nano Lett"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457117"}],"event":{"name":"2012 IEEE\/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)","start":{"date-parts":[[2012,10,7]]},"location":"Santa Cruz, CA, USA","end":{"date-parts":[[2012,10,10]]}},"container-title":["2012 IEEE\/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)"],"original-title":[],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T15:27:19Z","timestamp":1602689239000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6379010"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2012.6379010","relation":{},"subject":[],"published":{"date-parts":[[2012,10]]}}}